Abstract: This paper describes the design of a high-speed comparator for high-speed automatic test equipment (ATE). The normal comparator block, which compares the detected signal from the device under test (DUT) to the reference signal from an internal digital-to-analog converter (DAC), is composed of a rail-to-rail first pre-amplifier, a hysteresis amplifier, and a third pre-amplifier and latch for high-speed operation. The proposed continuous comparator handles high-frequency signals up to 800MHz and a wide range of input signals (0~5V). Also, to compare the differences of both common signals and differential signals between two DUTs, the proposed differential mode comparator exploits one differential difference amplifier (DDA) as a pre-amplifier in the comparator, while a conventional differential comparator uses three op-amps as a pre-amplifier. The chip was implemented with 0.18μm Bipolar CMOS DEMOS (BCDMOS) technology, can compare signal differences of 5mV, and operates in a frequency range up to 800MHz. The chip area is 0.514mm 2 .
Introduction
For testing and characterizing an application processor (AP) and a system on chip (SoC), the pin card in highspeed automatic test equipment (ATE) includes a driver integrated circuit (IC) to force the signal to the device under test (DUT) and to detect the signal from the DUT. In the driver IC, a parametric measurement unit (PMU), a digital-to-analog converter (DAC), comparators, an active load and serial peripheral interface (SPI) memory resistors are included [1] , [2] . This paper describes new techniques in designing a high-speed comparator for this driver IC in ATE with Bipolar CMOS DEMOS (BCDMOS) technology.
The comparator compares the detected signal values from the DUTs to the output of the DAC, which are the reference values. The comparator must be able to handle a wide input signal range (0V to 5V) and operate with an input signal up to 800MHz. Also, it should have sufficient accuracy to compare a signal difference of 5mV. Moreover, considering unexpected noise, the comparator must have a hysteresis function. The implementation of a high-speed comparator with 0.18μm BCDMOS technology is challenging work because BCDMOS devices have large parasitic capacitors and greater resistance.
Architecture of the Comparator
A block diagram of the high-speed comparator is depicted in Fig. 1 . This comparator is continuous, so it does not need a clock signal. This comparator has two operating modes. The first mode is normal comparator mode (NCM), which compares the detected values from the DUT (DUT0) to the output of the DAC reference values (DAC VOH , DAC VOL ).
The second mode is differential comparator mode (DCM), which also compares the difference of both common mode signals and differential signals from the two DUTs (DUT0, DUT1) to the output of the DAC reference signals (DAC VOH , DAC VOL ). Decided results from comparators are transferred to the control blocks through the high-speed driver circuits.
The Proposed Comparator Design

High Speed Comparator in Normal Mode
Fig . 2 shows the proposed block diagram of the highspeed continuous comparator. For high accuracy and highspeed operation with BCDMOS technology, three cascode stages of a pre-amplifier and a latch are considered.
The first stage pre-amplifier is the rail-to-rail amplifier to deal with the wide input range of 0V to 5V. And then, the second stage amplifier has hysteresis circuits controlled from 2b SPI signals. Finally, the high-speed third preamplifier and latch are designed to accomplish high-speed and high-accuracy requirements. Fig. 3 shows the first stage rail-to-rail pre-amplifier for accepting the wide range of input signals (0V to 5V). Because the active load devices in BCDMOS technology have large parasitic capacitors and large output resistances, small passive resistances instead of active loads are used for high-bandwidth operation.
The second pre-amplifier with the hysteresis function is shown in Fig. 4 [3] . This hysteresis circuit provides hysteresis voltages in a continuous comparator to overcome unexpected noise. Hysteresis can be achieved with the difference of device ratios between the diode-connected active transistors and switch-controlled active transistors. The 2b signals from the SPI resister can control the S 1 , S 2 , S 3 and S 4 switches and achieves hysteresis of four-step voltages from a minimum 0mV to a maximum 96mV. The relation between the hysteresis voltage and device size of switch-connected PMOSFET (PMOS) transistors is shown in Eq. (1).
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M is the device ratio between the diode-connected active transistors and switch-controlled active transistors. I is the tail current of the second pre-amplifier.
Figs. 5 and 6 show the third pre-amplifier and latch, respectively. A fully differential third pre-amplifier exploits simple common mode feedback (CMFB) with two resisters to stabilize the output common mode voltage. The latch is composed of two inverters, which are connected to each other forming positive feedback. Inverter chains are added to clarify the high or low output level with minimum delay.
Comparator in Differential Mode
To implement DMC mode, a differential difference amplifier (DDA) [4] is used, as shown in Fig. 7 , as a pre- amplifier. Conventional design of the DMC needs three amplifiers, one for differential signal generation, another for common mode signal generation, and the final one for summing these two signals. But if we use a DDA, only one DDA amplifier is enough for processing all differences in common mode signals and the difference in differential mode signals. Since the proposed DMC uses one op-amp, it does not suffer from mismatches, the cumulated offsets and the noise of many op-amps. Moreover, the proposed DMC consumes less power and requires less hardware area, and hence, offers low-cost implementation. Fig. 8 shows a transistor-level schematic diagram of the DDA. For high gain, a folded cascode structure was used. This folded cascode structure inherently guarantees stable high-frequency operation and does not require additional compensation capacitors. The input stage is designed for rail-to-rail operation by paralleling the PMOS input pair and the NMOSFET (NMOS) input pair.
The output voltage, VOUT, includes both the difference of common mode signals and the difference of differential signals from DUT0 (VIP) and DUT1 (VIN), as expressed in Eq. (2):
Simulated and Measured Results
The proposed comparator was implemented with 0.18μm BCDMOS technology. The layout size of the proposed comparator is 620μm x 830μm, as shown in Fig.  9 . There are four continuous comparators without clock signals, a DDA and two output stages. All the supply voltages in comparators are 5V. The first rail-to-rail preamplifier has a gain of 10dB, and a unit gain frequency of 2.5GHz, while the third pre-amplifier has a gain of 14dB and a unit gain frequency of 1.53GHz. Fig. 10 shows the simulation results of normal mode continuous comparators. The proposed comparator can compare a difference of 5mV at a frequency of 800MHz. Fig. 11 shows the simulation results of hysteresis voltages. Hysteresis voltages such as 0mV, 37.9mV, 68mV and 96mV are achieved according to the codes 00, 01, 10 and 11, respectively.
The AC simulation results of the DDA in DMC mode are shown in Fig. 12 . The gain is 32dB, and the unity gain frequency is 1.33GHz. Phase margin is 65°. The performance summary of this comparator is in Table 1 .
Conclusion
This paper describes how to design a high-speed comparator in a driver IC for automatic test equipment with BCDMOS technology. To accept a wide input range of signals from 0V to 5V and to handle a frequency range up to 800MHz, a cascode amplifier structure for a continuous comparator is proposed. Also, to measure the difference in output signals between the two DUTs, a DDA is exploited with minimum hardware, with less power consumption and with lower noise to detect the differences of both common mode signals and differential signals. 
